



F1G. 1

2/58



FIG

3/58



F16.

4/58





FIG. 4(b)



5/58

FIG. 5(a)






FIG. 5 (b)





OFF-RESISTANCE (Q)

F16. 6

F1G. 7




FIG. 8(a)







FIG. 8 (b)




9/58






F1G. 10




12/58




F1G. 12

13/58





F1G. 13



F1G. 14


15/58





F1G. 16

FIG. 17








FIG. 18(b)




19/58




F1G. 19

20/58



F1G. 20

21/58



F1G. 21

22/58




FIG. 23





FIG. 24



25/58

FIG. 25





FIG. 26



27/58







FIG. 28




29/58



30/58





31/58




F1G. 31


32/58








34/58




F1G. 34



OFF-RESISTANCE (Q)

FIG. 36



37/58

FIG. 37(a)







FIG. 37(b)






39/58



F1G. 39



41/58




FIG. 41

42/58




FIG. 43

			SOURCE DRIVER			
			S(0)	S(1)	S(2)	S(3)
GATE DRIVER	G(0	)	(0, 0)	(1, 0)	(2, 0)	(3, 0)
	G(1	)	(0, 1)	(1, 1)	(2, 1)	(3, 1)
	G(2	)	(0, 2)	(1, 2)	(2, 2)	(3, 2)
	G(3	)	(0, 3)	(1, 3)	(2, 3)	(3, 3)

FIG. 44









FIG. 45























53/58



54/58







FIG. 55







F1G. 57

